ABSTRACT
INTRODUCTION
With the development of digital signal processing (DSP) techniques in different domains, such as wireless communications, medical electronics, video and measurement instrumentations, many applications need an analog-to-digital (ADC) chip. So ADC plays an important role as the bridge between the analog world and digital world. The basic function of an ADC is to convert analog signal to digital signal. In the field of high speed ADC, Flash ADC is the best candidate. To achieve high sampling rate, the parallel structure is employed in Flash ADC. The input analog signal will be compared to the referent voltage in parallel.
The penalty for the parallel operation in Flash ADC is power consumption and chip area. N-bit Flash ADC needs 2 N-1 comparators which consume a lot of power and need a large chip area. Therefore, this is an issue that we must trade off, especially when ADC is a part of total LSI chip and power is supplied by a battery as well [1] . There are several ways to reduce the power at the same speed and accuracy. Although technology scaling can lower the power, device mismatch will be increased thus posing greater design challenges for obtaining the required resolution. For a given CMOS technology, alternative circuit techniques, such as time interleaving, requires multiple accurately-speed clocks, and furthermore mismatches in interleaved comparators can cause distortion and spurious tones [3] . Also in a folding architecture, high folding factor results in reduced power consumption, but on the contrary, it lowers the maximum input signal frequency of the A/D converter [4] . In [6] , comparators with built-in reference levels have been used to estimate the comparator thresholds in order to remove the static power of the conventional reference ladder. However, the ADC performance is degraded due to the device mismatches. A power reduction technique is presented in [11] based on the principle of turning off the preamplifier of the comparators after the time when output voltages have been decided using an XOR gate. The drawback is complexity and large area chip.
In this paper we describe the concept, design and experimental results of a 6-bit flash-ADC, optimized for low power while maintaining comparable power consumption. By employed a new low kick-back noise comparator, double sampling sample-and-hold and the glitch cancelation scheme, the power of the proposed Flash ADC is reduced to less than 20 mW while 400 MSps sampling rate can be achieved.
METHODS

Proposed architecture
The proposed Flash ADC architecture is shown in Fig. 1 where N is the number of output bits. The input analog signal will be compared to these referent voltages at the same time. Flash ADC needs 2 N comparators. The input signal is converted in only one cycle. After the sampling clock becomes active, a part of the comparator circuits has an input signal lower than the local ladder voltages will generate a logical "zero", while the other comparators will generate a logical "one". The digital code on the outputs of the comparators is called a "thermometer code". A digital encoder circuit converts the thermometer code to an N-bits output format. In general, ROM encoder is employed because of its simplicity and low cost. The draw-back of ROM encoder is sensitive with the bubble error. When bubble errors happen, two or more word lines are opened at the same time. It causes the invalid output codes. To overcome this issue, a bubble circuitry is needed. The roles of the bubble circuitry are to convert the "thermometer code" to "one-hot code", detect and correct errors. It guarantees only one word line is opened at the time.
When the comparators are in evaluating state, the input signal must be constant. So a sample and hold circuitry is needed. After the output code is valid, it will capture by N latch circuitries instead of 2 N-1 as the conventional Flash ADC. It helps save total chip area and increase produce yield as well. 
New low kick-back noise comparator
In any ADC, comparators are the most critical components because their input offset voltage, delay and input range directly influence the resolution and speed of the ADC. Furthermore, the noise generated within a comparator itself plays an important role in its overall performance at high frequency [1] . In order to achieve the high speed and low power consumption, the dynamic comparator is employed. The draw-back of dynamic comparators is that they need a clock signal and kick-back noise. The conventional dynamic comparator is as Fig. 2 . Because of the intrinsic parasitic inside MOSFET transistors, there are capacitances connected drain/source terminal to gate terminal. So the clock signal can create a kick-back pulse to input analog signal and the reference voltages as denoted in Fig. 3 . This effect is called kick-back noise. The kick-back noise becomes bigger when there are a lot of comparators are connected in parallel. This limits the performance and resolution of the Flash ADC. 
Double sampling Sample-and-Hold circuitry
A sample-and-hold circuitry is a crucial part in a high-speed A/D converter. In general, the conversion consists of two phase: sample and evaluate phase. In the sample phase, the input will charge the capacitor named C hold . In the evaluation phase, the signal is hold at constant value by C hold and evaluated by the comparators. With this scheme, the comparators will suspend at sample phase and cause waste of time. A double sampling sample-and-hold can be used to resolve this disadvantage. A double sampling sample-and-hold is described as Fig. 5 .
The capacitors of two parallel channels working on opposite clock phases and share the same amplifier. When Φ1 is high, switch S1/S4 are closed and S2/S3 are opened. As the result, C1 and C2 are working in sampling mode and hold mode, respectively. When Φ2 is high, the operation of C1 and C2 are inverted. With this architecture, the input signal is always available for comparator and the comparator can operation at both phases. Thus, the sampling rate is twice times increased while maintaining comparable power consumption. 
Glitch cancelation scheme
Glitch is an important issue in high speed circuit. Glitch pulses cause power increasing and invalid output codes. In this design, we propose a scheme to control the operation of all blocks with exactly timing that minimize the effect of glitch. The control unit is describe as Fig. 6 and its timing diagram is shown on Fig. 7 Firstly, the input signal is sampled by the rising edge of φ1 while ROM encoder is precharged in short period of time so that all bit lines are pulled up to VDD by the falling edge of Clk1.
After input signal is stable, comparators are enabled at the rising edge of Clk2. The comparators will evaluate the input signal and the referent voltage. The bubble circuitry converts the thermometer code to one-hot code and then converted to N bit binary code by ROM encode. When code is valid, the latches will be opened and capture data at the rising edge of Clk3. With this scheme we can control the operation of each block in harmony. Thus, we can reduce glitch effect and save power. 
RESULTS
The proposed ADC has been implemented by a 0.18 m CMOS process and post-layout simulation results are carried out. The supply voltage is 1.8 V and the sampling rate is 400 Msps. The layout of chip is shown in Fig. 8 Table 3 describes the simulated spurious free dynamic range (SFDR), signal-to-noise ratio (SNR), SINAD and ENOB versus input signal frequency. Table 4 shows that this design can achieve many advantages in comparison to other studies. Compared to [1] , [2] and [3] , the proposed design has been saved the power up to 80.17% while the quality of ADC is kept higher. Compared to [3] , DNL/INL value of the proposed ADC is larger. It is due to the nonlinear of pre-amplifier and sample-and-hold circuitry. The other reasons are that the ADC in [3] operates at lower frequency and uses a larger CMOS process. This means lower noise and process variation. 
